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Integrated Circuit Random-Access Memory Decoder 
The problem: 
Develop a decoder, for use in a medium-speed 
random-access memory, which consumes negligible 
power and exhibits low output impedance, and to 
maintain compatibility with present integrated cir-
cuit (IC) technology.
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Schematic of Basic 32-Output BIMOS Decoder 
The solution: 
Using a complementary-symmetry circuit configura-
tion composed of MOS and n-p-n bipolar devices 
minimizes power consumption. An emitter-follower 
output stage provides low output impedance. The
M OS transistors are p-channel enhancement-mode 
devices. 
How it's done: 
The circuit shown in the figure has a five-bit binary 
input with corresponding address complements. When 
a given address signal is applied to lines A-A, B-s, 
C-C, D- and E-E, only one path, comprised of five 
p-channel transistors, conducts. Because the strobe 
signal is at ground potential during the quiescent state, 
the n-p-n bipolar devices are biased in the ON state, 
and all output devices are forced to the negative supply 
voltage, -V5
. Upon command (-Vs on strobe terminal), 
the common p-channel strobe-controlled transistor 
activates the selected address line and switches the 
output of that address line to ground. The other 31 
unselected outputs remain at the negative supply volt-
age. When the strobe signal returns to ground poten-
tial, the selected output voltage reverts to -Vs. The 
maximum width of the strobe pulse is limited by the 
time required for unselected lines to discharge to 
ground. Because of the complementary structure, 
quiescent power dissipation is negligible and circuit 
operation is essentially independent of device param-
eters. The common source-drain connections inher-
ent in MOS ICs enable the bipolar devices to function 
as output units with a minimal use of silicon areas; 
additional space is conserved by incorporating a MOS 
device, in place of a diffused resistor, to drive the base 
of the bipolar transistor. 
Notes: 
I. The decoder circuit with an emitter-follower 
drive scheme results in low power dissipation and 
high speed operation. This circuit should find wide 
use in integrated low power memory systems and in 
applications where a decoder must drive a high 
capacity line in short time periods. (continued overleaf) 
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